


CS 631-01 Processor Design Components


Project 04 Q & A

Complete Processor Microarchitecture




Processor

STATE



Processor Components



Single-cycle processor



multi-cycle processor



pipelined processor


Moorz's Law # of transistors doubles
every 1.5 years




PC Program Counter

64-bit Register


Digital Register with CLR (Synchronous)



Instruction Memory



byte addr 64 bits




8 bit
word address

Register File

32 64-bit Registers: x_0, x_1, \dots, x_{31}

Read up to two register values on a single clock cycle. Write up to one register on a clock cycle. x_0 will always be 0.



RR - read reg ht



RD - read data

WR - write reg


WD - write data

WE = write enable


Register File Implementation




RD0 5
RD1 5



x1




x2



⋮
⋮
⋮

x31



5 to 32

Decoder

WR 5

WD 64

WE 1


CLR Δ -cl

CLK Δ -clh


RD0

RD1

Decoder with Enable



MUX approach for EN



ALU Arithmetic Logic Unit

